Design Center


/ - 3


/p>

 

, .

AtoD1, DtoA1, ..., AtoD4, DtoA4. IO_LEVEL

(. ).

. 6.3. .

- / :

 

.subckt AtoD_STD A D DPWR DGND

+ params: CAPACITANCE=0

*

O0 A DGND DO74 DGTLNET=D IO_STD

C1 A DGND {CAPACITANCE=0.1pF}

.ends

*

.model DO74 doutput (

+ s0name="X" s0vlo=0.8 s0vhi=2.0

+ s1name="0" s1vlo=-1.5 s1vhi=0.8

+ s2name="R" s2vlo=0.8 s2vhi=1.4

+ s3name="R" s3vlo=1.3 s3vhi=2.0

+ s4name="X" s4vlo=0.8 s4vhi=2.0

+ s5name="1" s5vlo=2.0 s5vhi=7.0

+ s6name="F" s6vlo=1.3 s6vhi=2.0

+ s7name="F" s7vlo=0.8 s7vhi=1.4 )

*

.model IO_STD uio (drvh=96.4 drvl=104

+ AtoD1="AtoD_STD" AtoD2="AtoD_STD_NX"

+ AtoD3="AtoD_STD_E" AtoD4="AtoD_STD_NX_E"

+ DtoA1="DtoA_STD" DtoA2="DtoA_STD_NX"

+ DtoA3="DtoA_STD_E" DtoA4="DtoA_STD_NX_E"

+ tswhl1=1.373ns tswlh1=3.382ns

+ tswhl2=1.346ns tswlh2=3.424ns

+ tswhl3=1.511ns tswlh3=3.517ns

+ tswhl4=1.487ns tswlh4=3.564ns )

 

- / :

 

.subckt DtoA_STD D A DPWR DGND

+ params: DRVL=0 DRVH=0 CAPACITANCE=0

*

N1 A DGND DPWR DIN74 DGTLNET=D IO_STD

C1 A DGND {CAPACITANCE=0.1pF}